I. INTRODUCTION
Q UADRATURE oscillators are key building blocks in many signal-processing circuits for telecommunication and instrumentation applications. Many times, square-wave quadrature oscillators are satisfactory. However, and specifically for instrumentation, most of the times, one requires two continuous-time sinusoidal signals at 90 phase shift, and with extremely low error in the phase difference. The quadrature oscillator described in this paper was developed for its possible use within a soil-impedance measurement system. Soil characteristics such as humidity and salinity can be inferred from the reactive and resistive components of its impedance, when measured at frequencies in the range of 50-100 MHz [1] - [4] . Furthermore, other characteristics, properties, and even composition can be inferred by measuring an impedance profile as a function of frequency.
Small and cheap soil-impedance probes can be used to spread over large agricultural fields can be used to sense and monitor the soil characteristics over time and optimize the use of (many times limited) water resources. A soil-impedance probe can be realized using a conventional impedance bridge, as shown in Fig. 1 . The scheme uses two sinusoidal signals with a 90 phase shift. Such a phase shift can be obtained from a single sinusoid by applying it to a passive network that would introduce the extra 90 phase shift [5] . However, this can be done for a fixed frequency only. In our case, we would like to sweep the frequency over a very wide range [1] - [4] . Consequently, we will consider the possibility of designing a sinusoidal quadrature oscillator tunable over the required frequency range. In the scheme shown in Fig. 1 one phase is applied to the impedance bridge, while both phases multiply the resulting voltages and of the impedance bridge, producing error signals and . In a properly constructed auto-nulling system [6] , the "signal-processing" block will generate two control signals and (which control the internal and calibrated resistor and capacitor ), such that and become identical. At this point, the value of resistance equals the resistive component of the external unknown impedance for the present frequency, while the value of capacitance provides the reactive part for this frequency. Repeating this for different frequencies provides a resistive and reactive impedance profile of the present soil.
Soil probes should be very compact. Consequently, one would like to include all the sensing, processing, and communication circuitry within a single very-large-scale integration (VLSI) chip. Power consumption is important, but not extremely critical: the probes would stay normally in a "stand-by" or "sleep" mode and perform an impedance measurement during a few (or a fraction of) seconds once every few hours. For a VLSI continuous-time quadrature sinewave oscillator in the 50-100-MHz frequency range, the ideal circuit design technique is operational transconductance amplifiers (OTA)-C [7] - [9] . OTAs provide good frequency response above 100 MHz at reasonable power consumptions, and do not require the use of resistors for assembling oscillators [13] , [14] .
The time constants of OTA-C oscillators and filters depend on the ratio between a transconductance gains and capacitances. Such a ratio suffers from important temperature and process variations for VLSI implementations (up to 20%-30%, for standard CMOS processes). Consequently, if precise time constants are required, it becomes necessary to resort to locking-to-reference signals for oscillators [13] or to add frequency tuning loops for filters [8] - [13] . In the past decades, important contributions to tuning of OTA-C circuits have been made, and a variety of solutions are readily available in the literature [8] - [12] . In this paper, we will just describe how to implement a current-controlled quadrature oscillator but without including any time-constant tuning technique.
The paper is organized as follows. Section II describes the quadrature oscillator structure capable of producing precise 90 shifted signals over a wide frequency range. In Section III, an efficient and fast amplitude tuning loop is shown that can control the amplitude of oscillations to very small amplitudes. Section IV analyzes the conditions under which the amplitude control is stable. Section V describes the circuit blocks and Section VI shows experimental results.
II. QUADRATURE OSCILLATOR STRUCTURE
The objective is to obtain a sinusoidal oscillator with two phases at 90 difference, tunable in the range 50-100 MHz, and capable of producing small amplitudes to minimize distortion. The chosen circuit design technique is OTA-C [7] - [13] and a proper oscillator structure is shown in Fig. 2(a) . The output current of an OTA [see Fig. 2 (b)] can be expressed in the frequency domain as [13] , [14] (1) where is its dc transconductance gain and a high-frequency zero that models phase shift effects. Both parameters and will depend on the OTA bias current . Note that for the structure in Fig. 2 (a) the OTA1 and OTA2 output currents and "see" the same impedances at nodes and . Let us call this impedance (2) On the other hand, the dependence of on is identical to that of on , except for a change in sign (3) Consequently (4) independently of the specific form of and , of any parasitics or nonidealities, as long as everything is symmetric. The solutions for (4) are either or
Therefore, the arrangement of Fig. 2 (a) will guarantee a 90 phase shift between voltages and , and also between currents and .
Using the OTA model of (1) in the oscillator structure of Fig. 2(a) yields the following frequency-domain characteristics equation for the oscillator (6) where is the high-frequency zero of OTA is the high-frequency zero of OTA (7) When the oscillator produces stable amplitudes, then, , which implies that (8) As will be explained in the Section III, we will implement an automatic-gain-control (AGC) scheme that tunes the bias current of OTA3 and OTA4 to set continuously and maintain constant amplitude oscillations. The AGC loop will make transconductance be a function of the oscillator amplitude, through (9) Consequently, term in (6) depends on the oscillator amplitude through . Assuming this function is instantaneous, 1 it must satisfy the following conditions to yield a stable amplitude AGC loop [15] .
1) There is an amplitude for which . This will be the steady-state oscillation amplitude.
2) For
, it must be , so that the poles of (6) have positive real part and the oscillator self-starts. 3) Function must be a monotonic increasing function in the range from to , the maximum possible expected amplitude. 4) At the derivative of with respect to should be strictly positive (10) to assure stable amplitude control. Term depends on through , which is controlled by . Assuming that is linear with , with a positive proportionality constant, and the OTAs made with conventional differential pairs with being their tail current ( is proportional to ); then, is monotonically increasing with . Under these circumstances, the condition in (10) can also be stated as (11) where is the value of for which , which is actually given in (8) . Using (6) in (11) results in the condition (12) Therefore, there is a minimum value of which is required to obtain a stable amplitude AGC loop for the oscillator structure in Fig. 2(a) .
III. OSCILLATOR AMPLITUDE CONTROL LOOP
When one uses the differential pair tail bias current to tune the OTA transconductance (and consequently, the oscillator frequency), it turns out that the available linear range of the OTA input-to-output transfer curve is highly dependent on that current (if it is biased in strong inversion). Using the MOS square law transistor model [16] for transistors and in Fig. 3(a) , yields (13) where and . For , the output current saturates at . Consequently, the range is dependent on the tail bias current, which also controls . saturates to . The linear range of the OTA can be considered to be a fraction of this voltage. In our case, we decided to set the amplitude in the current domain by adjusting the OTA output current amplitude to be 1/5 of bias current . Consequently, the voltage linear range can be obtained by setting in (13) and solving for with (14) This way, when the oscillating waveforms stabilize, the OTA experiences current excursions in the same fraction of the curves in Fig. 3(b) , independently of the actual value, thus assuring always the same nonlinearity contribution. This will keep, in principle, the distortion at the same value, independently of frequency. Equation (14) refers to the linear range of OTA1 and OTA2 in Fig. 2(a) . For OTA3 and OTA4, we need to substitute the oscillations peak voltage in (14) into the I/V transfer curve of OTA3 and OTA4 (15) to obtain the peak output current for these OTAs. Using (8) with (14) and (15), yields (16) which is also a constant number, independent of frequency and transconductances. The extra freedom degree of allows to set this fraction to a sufficiently low value (like 1/5) so that OTA3 and OTA4 also stay always within the same fraction of nonlinearity, introducing a constant distortion like OTA1 and OTA2.
In summary, the oscillator amplitude control loop needs to do the following: a) extract the peak output currents of OTA1 and OTA2; b) maintain it equal to 1/5 of bias current which sets the oscillation frequency.
In order to achieve these goals, we provided OTA1 and OTA2 with two extra output currents: a copy of its original output current and an inverted copy. This way, we will have four currents of the same frequency and amplitude but with phases 0 , 90 , 180 , and 270 . These four phases' current signals can then be fed to a four-input current-mode MAX circuit to extract the instantaneous envelope of the oscillating signal, as illustrated in Fig. 4 . The output of the MAX circuit can then be compared against a reference current to generate an error signal that controls until oscillations stabilize at amplitude . The oscillator with this amplitude control scheme is depicted in Fig. 5 . The difference between the MAX circuit output and is integrated onto capacitor , whose voltage controls the gate of transistors and . The drain current of these transistors contributes to OTA3 and OTA4 bias current . Also, a fraction of the MAX circuit output contributes to control current . This introduces a zero in the integration operation of for stability purposes [13] , [17] , [18] , which is explained in more detail in the Section IV. 
IV. STABILITY OF AMPLITUDE CONTROL LOOP
Consider the time-domain version of (6) (17) where can be any of the four current phases in Fig. 5 . Note that (17) can be used to describe any generic second order continuous-time oscillator. If is constant, the solution to (17) is (18) with and
The amplitude increases or decreases exponentially (depending on the sign of ), except if in which case it remains stable at its initial value. On the other hand, if is controlled by some means such that changes at a much slower rate than and such that it suffers very small variations around , then, we may assume that the oscillator amplitude is kept around a constant value , and that the oscillating frequency can be considered constant for practical purposes. Under these conditions, substituting (18) into (17) yields the following coefficients for the cosine and sine terms, which must be identically zero: (20) From the second it follows that (21) Let us choose such that . When the amplitude is close to (either for a stable or unstable AGC loop), then, is very close to zero, as well as the integral in (21).
Consequently, the exponential in (21) can be approximated by its first-order Taylor series expansion (22) where is the "small-signal" amplitude at . In the frequency domain will be (23) This expression is a very interesting result because it allows to write in the domain (i.e., with a linear system description) the inherently complicated and nonlinear relationship between and amplitude of in (17) . To our knowledge, this result was already known at least in 1974 by Vannerson and Smith [19] , although derived in a more rudimentary way and with more restrictive assumptions.
The output of the MAX circuit has a continuos component and a ripple component (see Fig. 4 ). Let us assume the ripple component is filtered out by the AGC circuitry. Then, in general, the continuos component can be separated into the steady-state dc part and a small-signal time varying part . This small-signal part ( in the -domain) will be a delayed and attenuated version of the instantaneous oscillator amplitude ( in the domain)
where is the attenuation and time constant characterizes the delay.
The input signal of an amplitude control loop is the one that sets the amplitude externally. In our case, this signal is . Consequently, at capacitor we can write 
The dependence of term in (23) with can be obtained from (6) , where is expressed in terms of , the transconductance of OTA3 and OTA4 controlled by . Transconductance is proportional to the square root of (for a conventional differential pair based OTA biased in strong inversion saturation). For small signals, will be proportional to , and so will be (27) Equations (23)- (27) . Stability is guaranteed for and . Parameters and have to be chosen so that and are positive for worst case , , and . In summary, the stability conditions are (29) The top inequality is amplitude independent, while the bottom one needs to be adjusted for maximum oscillator amplitude . Note that depending on the circuit chosen for the envelope detector (or MAX circuit), and may be also functions of . Making yields an unstable control loop. Therefore, the "zero" in integrator is required for stability. In the case of the circuit in Fig. 5 this "zero" is introduced by adding a scaled version of to . Section V.D includes simulations illustrating the AGC performance, including estimations of the different parameters. Also, Appendix A develops on further considerations that provide hints on how to optimize the different AGC loop parameters for optimum transient responses. The principles in this Section have also been applied to the gigahertz range RF oscillators [17] .
V. DESCRIPTION OF CIRCUIT BLOCKS

A. Four-Phase MAX Circuit Envelope Detector
An ideal envelope detector circuit should provide the envelope of an oscillating signal with zero delay and zero error in amplitude value: if the oscillating signal is the envelope detector output should be . Traditional peak detectors compare the instantaneous signal amplitude against a peak value stored on a capacitor (see Fig. 6 ). If the amplitude exceeds the stored value, extra charge is added to the capacitor until ts voltage equals the present instantaneous amplitude . This will allow the peak detector to follow a sudden increase in amplitude. In order for the circuit to be able to follow a decrease in amplitude, the capacitor is permanently discharged at a slower rate. The lower this rate, the less the ripple available at the output, but the slower its response to a decrease in amplitude. Also, if the signal frequency changes, ripple changes as well as time response to an amplitude decrease, unless is changed accordingly with signal frequency. Also, note that in the optimum case, the minimum delay is equal to one signal period because until the next peak arrives the circuit is not aware of a change in peak value.
An interesting envelope detector alternative for multi phase oscillators are those that select the maximum of all available phases [19] . These circuits respond within a fraction of the period and detect equally fast an increase or decrease in amplitude, and independently of the size of the amplitude step or signal frequency. Since our oscillator can provide four phases, we can use a four-input MAX circuit. The MAX circuit used is shown in Fig. 7 . It is based on the classic Lazzaro [20] winnertakes-all circuit. Assume NMOS transistors -are OFF. The four-input currents -make transistors -compete for bias current . The maximum current will make the gate-to-source voltage of its input branch transistor adjust to drive all (or most) of . The corresponding feedback transistor will drive this maximum current and be biased in saturation. Since the gate of transistors -is common and biased for the maximum current, this implies that for the nonmaximum branches transistors will be biased in ohmic region, thus producing a small drain-to-source voltage, which turns OFF the corresponding input transistors . Since the gate of -is set for the maximum input current, this current is copied by transistors -. The MAX circuit composed of -, -, and [20] works fine, except that it is slow. Note that the input currents can be positive and negative. This will cause large voltage excursions at the input nodes when the current changes from negative to maximum and back again, which will cause undesirable delays and limit the maximum possible frequency of the input sinusoids. To avoid this, NMOS transistors -have been introduced. These transistors should provide a very small negligible current when the corresponding input branch is driving the maximum, and provide a sufficiently high current for the other branches to avoid large voltage excursions. This is achieved by biasing the gate of the NMOS transistors -with the regulator circuit in Fig. 7(b) . This circuit replicates one of the MAX circuit input branches ( and ), biased with a copy of current and using an input current which is a copy of the maximum . Consequently, the voltages at the gates of and copy those of the branch with maximum input. A small fraction of the bias current is used to drive transistors and , while making their gate and source voltages equal. The gate voltage is used to bias the gate of transistor -in Fig. 7(a) . The source voltage of and will be equal to that of of the maximum input branch. Consequently, this max branch transistor will drive current . For the other branches, since their transistor source voltage is lower, it will be injecting a higher current thus maintaining the node voltage sufficiently high to avoid set-on delays. The circuit was designed for . In order to minimize power consumption of the complete oscillator, the MAX circuit bias current was made to depend linearly with the current that controls the oscillator frequency. More precisely, if is the current controlling the differential pairs of OTA1 and OTA2 in Fig. 2 then, in Fig. 7 was set to . This way, for lower oscillating frequencies the MAX circuit is biased with less current since lower speed is required. On the other hand, for precise operation of the MAX circuit it is desirable to keep the four phases input signal amplitudes sufficiently high. For this purpose, the two extra outputs of OTA1 and OTA2 have a gain of 10 with respect to the original one, as we will see in the next Subsection. Consequently, if the oscillator amplitude control loop will set the amplitude to then the four inputs to the MAX circuit will have peak amplitudes of value 2 . Therefore, in practice in Fig. 5 needs to be set to . Since the oscillation frequency is also a function of , it results that both amplitude and frequency of the four phase inputs to the MAX circuit are determined by (once the oscillator amplitude control loop has stabilized). To illustrate the proper operation of the MAX circuit we use the relationship between and signal frequency obtained experimentally in Section VI and simulated the resulting average and ripple values for the output of the MAX circuit, while sweeping . For an ideal four-phase MAX circuit, as shown in Fig. 4 , the dc component of the output signal can be shown to be 90% of the input peak amplitude, while the ripple amplitude is 29%. Fig. 8 shows the simulated values for the average [ Fig. 8 
B. Frequency Controlling OTAs
In the oscillator of Fig. 2(a) , the frequency is set by the transconductance of OTA1 and OTA2, as given in (8) . These OTAs need to provide a sufficiently high transconductance to produce the desired frequencies between 50 and 130 MHz, and at the same time, provide two extra current outputs of the opposite sign with ten times more current gain. The schematics of these OTAs are shown in Fig. 10 . The circuit is based on a conventional differential pair OTA with cascode current mirrors [16] . The two extra outputs with current gain 10 are implemented by the cascade of current mirrors shown in Fig. 10(b) . All PMOS transistors are of size m m and all NMOS transistors of size m m. This approach introduces a little extra load at nodes , , and in Fig. 10(a) , thus deteriorating very slightly the frequency response of OTA1 and OTA2 (at output ), while providing two high current gain outputs with tolerable extra delay. Note that the delay introduced by the cascade of mirrors in Fig. 10(b) does not affect the achievable oscillating frequency, because this frequency is limited by the frequency response of the OTAs at their nonamplifying output. On the other hand, a mismatch in the delays of the four amplifying outputs of OTA1 and OTA2 will cause the four phases in Fig. 4 to not be exactly at 90 phase difference. This will produce a higher ripple at the output of the MAX circuit, which is not very critical for the proper operation of the oscillator (remember we are assuming the ripple will be filtered out).
The cascode bias voltage is obtained through the use of the circuit shown in Fig. 11 [21] . This circuit provides an appropriate cascode bias voltage whether transistors operate in strong, moderate or weak inversion. Its operation is based on the exploitation of the properties of transistor channel voltage at a relative distance from its source terminal, and a MOS transistor formulation valid in all modes of operation [22] , [23] . The cascode voltage for the PMOS transistors is obtained with a symmetrical version of the circuit shown in Fig. 11 .
Simulation results for this OTA structure are shown in Fig. 12 . Fig. 12(a) shows the obtained relationship between dc transconductance and bias current , for all eight corner analysis simulation. The central thicker line corresponds to the "typical" corner. Fig. 12(b) shows the simulated values for the effective capacitance (see (7)). The surface is computed from the simulated phase response of the transconductance for different bias levels . According to the transconductance model given in (1) , and should be related by the following equation
As an illustration, Fig. 12(b) also shows the trajectory , where the dependence has been obtained experimentally, as shown in Section VI. As can be seen, for this trajectory, the value of stays fairly constant between 100 fF and 150 fF.
C. Amplitude Controlling OTAs
The amplitude control of oscillations is achieved by adjusting dynamically the transconductance of OTA3 and OTA4, as explained in Sections III and IV, and depicted in Fig. 5 . For OTA3 and OTA4, the same OTA structure shown in Fig. 10(a) was used but without the extra current gain circuits. Fig. 13 shows simulation results for the designed amplitude controlling OTA. The relationship between dc transconductance and bias current is shown in Fig. 13(a) (for all eight corners), while the dependence of the effective capacitance with operating frequency and bias current is shown in Fig. 13(b) . This surface has been computed from the simulated phase response of the OTA in the same way than explained previously for the frequency controlling OTA. During operation of the oscillator, there will be a trajectory in this surface as well, crossing it from the minimum to the maximum frequency. As can be seen, the value of will not change much (in the worst case, it would change from 150 to 200 fF).
Note that for both effective capacitances and , their values do not change much (considering that frequency changes almost a factor of 3, a factor of 3, and almost a factor of 7). Consequently, for design purposes, one may assume that both and stay approximately constant, and use their values in (8) to predict frequency and transconductance ranges.
D. Simulations of Amplitude Control Loop
Extensive simulations were performed to validate the proper operation of the oscillator, specially the proposed amplitude control loop. In Section IV stability conditions were derived that resulted in mathematical relationships between parameters , , , , and . Parameter , which is the ratio between the main envelope detector output and the two secondary outputs (see Fig. 5 ), is set to 1/5. Time constant is the time delay associated to the envelope detector. This delay can be characterized by simulating the envelope detector with an amplitude step in the four phases current inputs and observing the delay time constant at the output. This simulation needs to be performed sweeping the possible input frequency range, the input current amplitudes, and the corresponding bias current . It was observed that the resulting time constant was always less than 5 ns. Regarding time constant , the integrating capacitance (see Fig. 5 ) was set to 5 pF, and the transconductance of transistors and remained less than 100 over the whole operating range. Consequently, the minimum value for time constant was 50 ns. In what concerns the dc gain of the envelope detector , from Fig. 8(a) we can see that it can change between 0.90 and 1.0. The most complicated parameter to estimate is . From (23) and (27) we know that (31) which defines the oscillator AC current amplitude as the integral of the AC control current component , with integration time constant . The gain in (31) can be estimated by injecting a sinusoidal component in parallel with in Fig. 5 and observing the modulated current amplitude at the output of OTAs . This is illustrated Fig. 14 where the oscillator is operating at 65 MHz with A plus an added AC signal of 1 A peak-to-peak amplitude and 1 MHz frequency (see lower trace in Fig. 14) . As a result of this added AC component, the output current amplitude is modulated as shown in upper trace of Fig. 14 . Note the phase shift between both signals, which is the result of one being the integral of the other as indicated in (31). In this particular case, the amplitude ratio between both AC signals in Fig. 14 Using the worst case limits of all these parameters in the stability conditions of (29) , and the lower trace (c) shows the step in reference current . Fig. 16 shows a simulation for which the value of parameter was set to a very small value (1/50). As a result, the AGC loop turned out to be unstable. The figure shows the oscillator voltage amplitude at one of the capacitors . Fig. 17 shows a simulation where a step in the frequency controlling current was introduced. The upper trace (a) shows the evolution of voltage (see Fig. 5 ), the middle trace (b) shows the oscillator output voltage at one of the capacitors, and the lower trace shows a scaled replica (1/5) of control current . 
VI. EXPERIMENTAL RESULTS
A complete oscillator prototype was fabricated in the AMS 0.8-m CMOS process. The oscillator used an active area of 0.20 mm . Most of it (0.15 mm ) was used by the cascade of current mirrors within the frequency controlling OTAs. Fig. 18 shows a microphotograph of the oscillator, indicating the main building blocks. For OTA1 and OTA2 the dashed line separates the current amplifying cascade of mirrors (larger area) from the rest of the OTA (smaller area).
The frequency was tunable between 48 MHz to 132 MHz, through the OTA1 and OTA2 transconductance bias current . The dependence between the measured oscillation frequency and bias current is shown in Fig. 19 . The oscillations at nodes and (see Fig. 2 ) were monitored by two voltage buffers and driven off-chip to verify their phase shift as a function of frequency. Fig. 20 shows the measured phase difference between both signals, in degrees, versus the frequency of oscillation.
The cause of quadrature phase error is mismatch between transconductances and capacitances. Note that perfect symmetry in the oscillator yields perfect quadrature phase shift. Consequently, any source of asymmetry will increase phase error between the two quadrature components. We had available a very reduced number of samples, all of which produced similar results. However, in order to have a statistical estimate of the phase error, we performed Monte Carlo simulations based on mismatch parameters provided by the manufacturer. Those simulations yielded phase errors of standard deviation around 2 . Appendix B includes a mathematical analysis that estimates phase error based on component mismatch. Monte Carlo simulations of the different oscillator components reveals that the main source of phase error is the mismatch in transconductance of the OTAs. For the transistor sizes used in the design, the standard deviation of the transconductances was around 9%. Using this value in (43) and (46) of Appendix B (and neglecting capacitances mismatch, which was below 1%) results in phase error with standard deviation ( rad). 2 . The oscillator operates at small amplitudes (less than 100 mV). For such amplitudes, phase noise contribution cannot be neglected. In order to estimate the phase noise, the voltage waveforms were recorded for several hundreds of cycles at 0.2-ns sampling rate. The zero crossings were computed by performing linear interpolations on the two consecutive samples before and after a transition from negative to positive (or from positive to negative). The phase noise is obtained by computing the standard deviation on these zero crossings, expressed in degrees. The result is shown in Fig. 21 , as a function of oscillation frequency.
VII. CONCLUSION
An OTA-C topology for implementing a quadrature oscillator in the range 50-130 MHz has been presented. The topology exploits symmetry to produce the two phases at 90 phase shift. The circuit also produces four extra current signals at phases 0 , 90 , 180 , 270 , which are used in a high-speed current-mode MAX circuit to extract a quasi-instantaneous envelope of the oscillations, in the current domain. This envelope is used in a properly stabilized amplitude control loop to set the oscillating amplitude at 1/5 of the current excursion range of the main OTAs, to minimize distortion. The influence of transconductance phase shift of the OTAs is considered and properly modeled and estimated in the design. A complete oscillator prototype has been fabricated and tested in the AMS 0.8-m CMOS process.
Phase noise has also been characterized. Appendix C analyzes the impact of quadrature phase error on the performance of the impedance probe mentioned in the introduction. Ironically, for such specific application, the system is not sensitive to phase error nor phase noise.
The fabricated prototype does not include a frequency tuning loop for making its frequency independent of temperature and process variations. Such tuning loops have been developed in the past for voltage controlled oscillators [13] and can be directly included in the present prototype.
APPENDIX A
For the amplitude control loop described in Sections III and IV, the speed of the amplitude control loop can be optimized by adjusting the poles of (28) The designer will usually try to make as small as possible (fast envelope detection). The values for and are usually given. Since the designer has more control on parameters and , these two can be made to satisfy the constraint in (39) for optimum critically damped transient response, while maintaining the conditions in (29), (34), (36) and (38).
Also, keep in mind that all this analysis is based on a set of assumptions and approximations (for example, modeling delays with zeros) which renders the resulting expressions and conditions as approximate. They will not be satisfied exactly. However, they turn out to be very helpful during the design process guiding the choice of parameters.
APPENDIX B
For mismatch analysis, let us use parameters , , , , and ( , 2), instead of without subscript as used in Section II. Then, the mismatch parameters under consideration will be , , , , and . The relationship between voltages and will be now (40) instead of (5) in Section II. Using (8) in (40) and assuming relatively small mismatch results in (41) where (42) The first coefficient is always less or equal than 0.5. Consequently, the standard deviation of will be such that
Since and in (41) are much less than unity, then
and the phase between and at the steady state will be The closed control loop in Fig. 1 will make both low-pass filtered error signals equal to zero, thus solving (50) which is equivalent to solving (51) whose solution is and . Consequently, if the signal-processing block and control loop are stable, then in the steady state both voltages and will be identical, independently of the specific value of , as long as it is nonzero. Therefore, for the specific system in Fig. 1 it is not necessary to have a quadrature oscillator with very little phase error.
Regarding the influence of noise, note that the system operates using the dc components of the error signals. Since noise is not folded into the dc level of the error signals, the system is also insensitive to noise in the oscillator.
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